Sir:

10/664262

Transmitted herewith for filing is the Patent Application of:

Inventor: YONG MENG LEE, DA JIN, DAVID VIGAR

For: METHOD OF FORMING DOUBLE-GATED SILICON-ON-INSULATOR (SOI) TRANSISTORS WITH REDUCED GATE

TO SOURCE-DRAIN OVERLAP CAPACITANCE

	1000110		CHILOTIMACE				
Enclosed are:							
x	5 sheets of drawing(s) - formal.						
x	An assignment of the invention to Chartered Semiconductor Manufacturing Ltd.						
	An associate power of attorney Applicant claims small entity status						
	Request & Certification under 35 USC 122(b)(2)(b)(i)						
The filing fee has been calculated as shown below:							
		(Col. 1)	(Col. 2)	OTHER THAN	A SMALL ENTITY		
FOR:		NO. FILED	NO. EXTRA	RATE	FEE		
BASIC FEE		$\geq \leq$	>><		\$ 750.		
TOTAL CLAIMS		49 -20=	29	x 18 =	\$ 522.		
INDEP CLAIMS		3 -3=	0	x 84 =	\$ 0.		
				SUB TOTAL	\$ 1,272.		
				ASSIGNMENT	\$40.		
				TOTAL	\$ 1.312.		
X	Please charge my Deposit Account No. 19-0033 in the amount of \$ 1,312. A duplicate copy of this sheet is encle					s anglosad	
x	The Commissioner is hereby authorized to charge payment of the following fees associated with this communication or credit any						
		•					
overpayment to Deposit Account No. 19-0033. A duplicate copy of this sheet is enclosed.							
X Any additional filing fees required under 37 CFR §1.16.							
X Any patent application processing fees under 37 CFR §1.17.							
	Respectfully submitted,						
	STEPNEY B. ACKERMAN, REG. NO. 37,761						
EXPRESS MAIL CERTIFICATE Express Mail No.EV313927074US							

I hereby certify that this correspondence is being deposited with the United States Postal Service as Express Mail in an envelope addressed to Assistant Commissioner of Patents, Alexandria, VA, 22313-1450. Applicant and/or Attorney requests the date of deposit as the Filing Date.

9/17/03 Date of deposit

Signature / Date